


FIG. 1A
PRIOR ART






FIG. 1C
PRIOR ART




FIG. 1D
PRIOR ART

LOGIC CIRCUIT DEVICES




FIG. 1E
PRIOR ART




FIG. 1F
PRIOR ART

FIG. 1G
PRIOR ART




FIG. 1H
PRIOR ART




FIG. 1I
PRIOR ART




FIG. 1J
PRIOR ART




FIG. 1K
PRIOR ART






FIG. 1L
PRIOR ART




LOGIC CIRCUIT DEVICES


LOW-VOLTAGE
OPERATION
TRANSISTOR B




HIGH-VOLTAGE
OPERATION
TRANSISTOR C



19B



19B



LOGIC CIRCUIT DEVICES




FIG. 1M
PRIOR ART






FIG. 1N
PRIOR ART

LOGIC CIRCUIT DEVICES

FLASH MEMORY CELL A



LOW-VOLTAGE OPERATION TRANSISTOR B



HIGH-VOLTAGE OPERATION TRANSISTOR C




FIG. 10
PRIOR ART

FIG. 1P
PRIOR ART






FIG. 1Q
PRIOR ART




FIG. 2A
PRIOR ART




FIG. 2B
PRIOR ART




FIG. 3A
PRIOR ART




FIG. 3B
PRIOR ART





FIG. 4 RELATED ART



X-X'




FIG. 5A
RELATED ART

Y-Y'




FIG. 5B
RELATED ART

FIG. 6A
RELATED ART





FIG. 6B
RELATED ART



FLASH MEMORY CELL A

LOW-VOLTAGE
OPERATION
TRANSISTOR B

HIGH-VOLTAGE
OPERATION
TRANSISTOR C




FIG. 7A
RELATED ART

FIG. 7B
RELATED ART




FIG. 7C
RELATED ART

FIG. 7D
RELATED ART

FIG. 7I
RELATED ART




FIG. 7J
RELATED ART




FIG. 7K
RELATED ART





FIG. 7L
RELATED ART



HIGH-VOLTAGE
OPERATION
TRANSISTOR C

LOW-VOLTAGE
OPERATION
TRANSISTOR B

FLASH MEMORY CELL A






FIG. 7M
RELATED ART

FIG. 8A
RELATED ART



LOW-VOLTAGE OPERATION TRANSISTOR

FIG. 8B
RELATED ART



LOGIC CIRCUIT DEVICES

FLASH MEMORY CELL A

LOW-VOLTAGE
OPERATION
TRANSISTOR B

HIGH-VOLTAGE
OPERATION
TRANSISTOR C




FIG. 9A




FIG. 9B

LOGIC CIRCUIT DEVICES

FLASH MEMORY CELL A

As+ OR P+





FIG. 9C

LOW-VOLTAGE OPERATION TRANSISTOR B



HIGH-VOLTAGE OPERATION TRANSISTOR C







FIG. 9D

LOGIC CIRCUIT DEVICES

FLASH MEMORY CELL A

LOW-VOLTAGE
OPERATION
TRANSISTOR B

HIGH-VOLTAGE
OPERATION
TRANSISTOR C




FIG. 9E






FIG. 9F

LOGIC CIRCUIT DEVICES

FLASH MEMORY CELL A



LOW-VOLTAGE
OPERATION
TRANSISTOR B



HIGH-VOLTAGE
OPERATION
TRANSISTOR C




FIG. 9G







FIG. 9H




LOGIC CIRCUIT DEVICES

FLASH MEMORY CELL A



LOW-VOLTAGE
OPERATION
TRANSISTOR B



HIGH-VOLTAGE
OPERATION
TRANSISTOR C




FIG. 9I

FLASH MEMORY CELL




FIG. 10A

LOW-VOLTAGE OPERATION TRANSISTOR




FIG. 10B




FIG. 11A




FIG. 11B




FIG. 12A

FIG. 12B

LOGIC CIRCUIT DEVICES

FLASH MEMORY CELL A

LOW-VOLTAGE
OPERATION
TRANSISTOR B

HIGH-VOLTAGE
OPERATION
TRANSISTOR C




FIG. 12C

FIG. 12D




FIG. 12E

FIG. 12F

FIG. 12G





FIG. 12H



\oplus 

FLASH MEMORY CELL




FIG. 13A

LOW-VOLTAGE OPERATION TRANSISTOR




FIG. 13B